

Major Component Product Pages

[TI 66AK2L06 Product Page](#)

[TI ADC32RF80 Product Page](#)

[TI DAC38J84 Product Page](#)

[TI LMK04828 Product Page](#)

[TI CDCM6208 Product Page](#)

[TI LMK04828 Product Page](#)

[TI TPS65400 Product Page](#)

[TI TPS54620 Product Page](#)

[TI TPS51200 Product Page](#)

TI 66AK2L06 DSP+ARM® Processor JESD204B Attach to ADC32RF80 & DAC38J84


Table of Contents		
Page Number	Page Name	Page Description
02 03 04	system_diagram.SchDoc system_power_diagram.SchDoc system_clocking_diagram.SchDoc	System block diagram System power distribution block diagram System clock distribution block diagram
05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23	k2l_soc_01.SchDoc k2l_soc_02.SchDoc k2l_soc_03.SchDoc k2l_soc_03_1.SchDoc k2l_soc_04.SchDoc k2l_soc_05.SchDoc k2l_soc_06.SchDoc k2l_soc_06_1.SchDoc k2l_soc_07.SchDoc k2l_soc_08.SchDoc k2l_soc_09.SchDoc k2l_soc_09_1.SchDoc k2l_soc_09_2.SchDoc k2l_soc_09_3.SchDoc k2l_soc_09_4.SchDoc k2l_soc_10.SchDoc k2l_soc_12.SchDoc k2l_soc_13.SchDoc k2l_soc_14.SchDoc	K2L GND Reference Pins K2L CVDD Core Supply Pins and Decoupling K2L CVDD1 SRAM / DVDD18 Digital I/O / DVDDR DDR3 Controller Supply Pins and Decoupling K2L AVDDA[10:6] DDR3 DLL / SERDES 1.8V Supply Pins and Decoupling K2L SERDES 0.85V / USB 0.85V / USB 3.3V Supply Pins and Decoupling K2L Reset and Core Configuration / Core and Peripheral PLL Reference Clock Inputs K2L Default Boot Configuration Options / Static Configuration Options K2L Boot-Config, I2C, SPI, UART, Timer, and USIM K2L JTAG and Emulation Trace Port DFE JESD204B SERDES / DFE SYSREF, SYNCIN/OUT and DFE I/O K2L DDR3 Controller - Clock, Address, Command and Control K2L DDR3 Controller - Data Byte-Lanes K2L DDR3 SDRAM Byte-Lane 0/1/2/3 K2L DDR3 SDRAM Byte-Lane 4/5/6/7 K2L DDR3 SDRAM Byte-Lane ECC K2L USB Super-Speed and High-Speed Peripheral K2L Time-Stamp (IEEE1588) Peripheral K2L EMIF16 Interface / x8 NAND Flash K2L PCIe and SGMII Interfaces
24 25 26	adc32rf4x_01.SchDoc adc32rf4x_02.SchDoc adc32rf4x_03.SchDoc	ADC Power Pins, Decoupling Capacitors GPIO, SDIO ADC Analog Input Filtering and Balancing ADC Analog Input, Reference Clock Input and JESD204 Interface to K2L SoC
27 28 29 30	dac38j84_01.SchDoc dac38j84_02.SchDoc dac38j84_03.SchDoc dac38j84_04.SchDoc	DAC Power Pins, Decoupling Capacitors DAC Output, JESD204B Interface, SPI and Discrete I/O Control DAC Analog Output Filtering and Balancing - Channels 0 and 1 DAC Analog Output Filtering and Balancing - Channels 2 and 3
31 32 33	lmk04828_01.SchDoc lmk04828_02.SchDoc cdcm6208_1.SchDoc	LMK04828 Decoupling Capacitors LMK04828 Reference Clock Input, SPI Control, SYSCLK, SYSREF and Reference Clock Output CDCM6208 Low Phase Noise PLL - Power, Reference Clocking, SPI ,Control and Clock Output
34 35 36 37 38	system_power_01.SchDoc system_power_02.SchDoc system_power_03.SchDoc system_power_04.SchDoc system_power_05.SchDoc	TPS544B24 - K2L Smart-Reflex (AVS) Regulator TPS65400 Quad Channel Buck Controller #1 - System 3.3V, System 1.8V, K2L 0.85V, K2L 1.0V TPS65400 Quad Channel Buck Controller #2 - K2L/SDRAM 1.35V, System 1.15V, System 0.9V, System 1.9V TPS51200 - DDR3 VTT/VREF Push-Pull Converter / TPS54620 #1 - 3.3V Auxillary Supply for Board Management Controller TPS54620 #2 - USB 5.0V Buck Converter

Revision History	
Revision	Notes
Rev 1.0	Initial revision release

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B Attach to ADC32RF80 & DAC38J84	Sheet: 38
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution_builder	Size: B
Drawn By:	File: CoverSheet_01.SchDoc	http://www.ti.com
Engineer: a0271760	Contact: http://www.ti.com/support	© Texas Instruments 2016






Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Number: 38
Drawn By: a0271760	File: system_diagram.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	Sheet Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A
Number: TIDEP0081	Rev: E1	Assembly Variant: k2l_adjacent_market_solution
SVN Rev: Version control disabled	File: system_power_diagram.SchDoc	Size: B
Drawn By: a0271760	Contact: http://www.ti.com/support	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title: k2l_adjacent_market_solution_schematic
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution_schematic	Sheet Number: 38
Drawn By: a0271760	File: system_clocking_diagram.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	


A






Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At		
Number: TIDEP0081 Rev: E1	Sheet Title:		
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Count: 38	
Drawn By:	File: k2l_soc_01.SchDoc	Size: B	
Engineer: a0271760	Contact: http://www.ti.com/support		http://www.ti.com © Texas Instruments 2016

K2L CVDD CorePower Supply Pins and Decoupling



Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At		
Number: TIDEP0081 Rev: E1	Sheet Title:		
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Sub: 38	
Drawn By:	File: k2l_soc_02.SchDoc	Size: B	
Engineer: a0271760	Contact: http://www.ti.com/support		



Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	Sheet Title:	
Number: TIDEP0081 Rev: E1	Assembly Variant: k2l_adjacent_market_solution	Size: B	
SVN Rev: Version control disabled	File: k2l_soc_03.SchDoc		
Drawn By:	Contact: http://www.ti.com/support		

A

B

C


D

A


B

C

D





K2L AVDDA[10:6] DDR3 DLL Supply Pins and Decoupling



A

A


K2L SERDES 0.85V Supply Pins and Decoupling



B

B



K2L USB 0.85V Supply Pins and Decoupling




C

C

K2L USB 3.3V Supply Pins and Decoupling



K2L USB 3.3V Supply Pins and Decoupling



D


D

▲ For schematic and layout recommendations and requirements see the K2L product page linked below.

[TI 66AK2L06 Product Page](#)

▲ K2L BOOTMODE and RESET pins mastered by Board Mangement Controller (microcontroller) not shown here.

▲ K2L CORESEL[2:0] and LRESET/NMIZ/LRESETNMIENZ signals all mastered by Board Management Controller (microcontroller) not shown here.




▲ K2L RESETSTAT and BOOTCOMPLETE monitored by System Controller (microcontroller) not shown here.

K2L Core and Peripheral PLL Reference Clock Inputs

▲ K2L SYSCLK sourced my LMK04828. When utilizing LVDS outputs of LMK04828 only AC-coupling is necessary.

▲ DDR3 controller reference clock solution not shown. Please see K2L EVM schematics.



▲ K2L PLLLOCK monitored by System Controller (microcontroller) not shown here.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet of 38
Drawn By: a0271760	File: k2l_soc_05.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

Selecting ARM-mastered, full NAND flash EMIF boot in this example.


BOOTMODE[15:00] / CORESEL[2:0] + GPIO[13:1] = 0x00

BOOTMODE[2:0] = MODE = 0x5, NAND boot
BOOTMODE[3] = MIN = 0x0, Full NAND boot
BOOTMODE[6:4] = MAIN PLL Setting = 0x7, 122.88 MHz input clock
BOOTMODE[7] = BOOT Master = 0x0, ARM Boot Master
BOOTMODE[10:8] = ARM PLL Setting = 0x7, 122.88 Mhz input clock
BOOTMODE[12:11] = EMIF16 Chip-Select = 0x0, CE0 selected
BOOTMODE[14:13] = First block read = 0x0, initial byte offset
BOOTMODE[15] = ClearNAND select = 0x0, device is not a ClearNAND

Recommend designer to utilize pull-up/pull-downs to select default device boot configuration options as required by application.

K2L Boot-Config, GPIO, SPI, Timer and extended emulation port

K2L Default Boot Configuration Options



K2L Default Static Configuration Options


Selecting the following static configuration options:

LENDIAN = 0b1
MAIN_PLL_OD_SEL = 0b0
ARM_BENDIAN = 0b0
CSISC2_0_MUX = 0 - Selects JESD Lane0/1
CSISC2_3_MUX = 0 - Selects PCIe 0 / PCIe1
AVSIFSEL[1:0] = 0b0

Recommend designer should utilize pull-up/pull-downs to select default device static configuration options as required by application.

Board management controller (microcontroller) can also master the boot-mode pins and reset pins during RESETFULLz cycle.

Please see the K2L Data Manual Boot Configuration sections for details.



K2L_GPIO0	G26
K2L_GPIO1	F27
K2L_GPIO2	F26
K2L_GPIO3	G29
K2L_GPIO4	F28
K2L_GPIO5	G27
K2L_GPIO6	H30
K2L_GPIO7	J26

U1L

GPIO[7:0]/BOOTMODE[6:0]/Bootstrap/SPI/Timer

GPIO00_SPI2SCS1_LENDIAN
GPIO01_SPI2SCS2_BOOTMODE00
GPIO02_SPI2SCS3_BOOTMODE01
GPIO03_SPI2SCS4_BOOTMODE02
GPIO04_TIM2_BOOTMODE03
GPIO05_TIM3_BOOTMODE04
GPIO06_TIM4_BOOTMODE05
GPIO07_TIM5_BOOTMODE06

GPIO[15:8]/Bootstrap/BOOTMODE[12:7]

K2L_GPIO8	H26
K2L_GPIO9	H29
K2L_GPIO10	J27
K2L_GPIO11	H28
K2L_GPIO12	G28
K2L_GPIO13	H27
K2L_GPIO14	J30
K2L_GPIO15	K27

GPIO08_TIM6_BOOTMODE07
GPIO09_TIM7_BOOTMODE08
GPIO10_TIMO2_BOOTMODE09
GPIO11_TIMO3_BOOTMODE10
GPIO12_TIMO4_BOOTMODE11
GPIO13_TIMO5_BOOTMODE12
GPIO14_TIMO6_MAINPLL_OD_SEL
GPIO15_TIMO7_ARM_BENDIAN

GPIO[23:16]/Bootstrap/BOOTMODE/EMU[32:17]

K2L_GPIO16	K26
K2L_GPIO17	W2
K2L_GPIO18	Y1
K2L_GPIO19	V3
K2L_GPIO20	W1
K2L_GPIO21	V1
K2L_GPIO22	V2
K2L_GPIO23	U4

GPIO16_CSISC_2_3_MUX
GPIO17_EMU19
GPIO18_EMU20
GPIO19_EMU21
GPIO20_EMU22
GPIO21_EMU23
GPIO22_EMU24
GPIO23_EMU25

GPIO[31:24]/EMU[33:26]

K2L_GPIO24	V5
K2L_GPIO26	V4
K2L_GPIO27	U1
K2L_GPIO28	T3
K2L_GPIO29	U3
K2L_GPIO30	T5
K2L_GPIO31	U5
K2L_GPIO32	T4

GPIO24_EMU26
GPIO25_EMU27
GPIO26_EMU28
GPIO27_EMU29
GPIO28_EMU30
GPIO29_EMU31
GPIO30_EMU32
GPIO31_EMU33

TCI6630K2L


Not utilizing GPIO[31:17]

K2L static configuration pins mastered by System Controller (microcontroller) not shown here.

A



K2L JTAG and Emulation Trace Port



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet of 38
Drawn By:	File: k2l_soc_07.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



K2L DDR3 Controller - Clock, Address, Command and Control

▲ DDR3 Clock, Address, Command and Control signals shall be routed in "fly-by" topology as shown in the application report "DDR3 Design Requirements for Keystone Devices" (sprabi1b)

DDR3 Design Requirements for Keystone Devices (sprabi1b)

▲ All termination for clock, address, command and control nets shall be placed at the end of the "fly-by" routing.

DDR3 Clock, Address, Command and Control "Fly-by" Termination




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Number: 38
Drawn By:	File: k2l_soc_09.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



K2L DDR3 Controller - Data Byte-Lanes

▲ DDR3 byte-lane signals shall be routed in point to point topology as shown in the application report "DDR3 Design Requirements for Keystone Devices" (sprabi1b)

DDR3 Design Requirements for Keystone Devices (sprabi1b)





K2L DDR3 SDRAM Byte-Lane 0/1



All decoupling and ferrites shall be placed as close as possible to the SDRAM power pins.


K2L DDR3 SDRAM Byte-Lane 2/3



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B	Sheet: 38
Number: TIDEP0081	Rev: E1	File: k2l_soc_09_2.SchDoc
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Size: B
Drawn By:	Engineer: a0271760	Contact: http://www.ti.com/support

K2L DDR3 SDRAM Byte-Lane 4/5




▲ All decoupling and ferrites shall be placed as close as possible to the SDRAM power pins.

K2L DDR3 SDRAM Byte-Lane 6/7





Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Count: 38
Drawn By:	File: k2l_soc_09_3.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

K2L DDR3 SDRAM Byte-Lane ECC



K2L USB Super-Speed and High-Speed Peripheral





1

2

3

4

5

6

18J84

Orderable: [EVM_orderable](#)

TID #: [TIDEP00XX](#)

Number: [TIDEP0081](#)

SVN Rev: Version control disabled

Drawn By:

Engineer: [a0271760](#)

Designed for: [Public Release](#)

Project Title: [TI 66AK2L06 DSP+ARM® Processor JESD204B At](#)

Sheet Title:

Assembly Variant: [k2l_adjacent_market_solution](#)

File: [k2l_soc_12.SchDoc](#)

Contact: [http://www.ti.com/support](#)

Mod. Date: 8/27/2016

Rev: [E1](#)

Sheet: [38](#)

Size: B

 **TEXAS
INSTRUMENTS**

[http://www.ti.com](#)

© Texas Instruments 2016

1

2

3


4

5

6

18J84

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



A

A

B

B


C

C

D

D


K2L PCIe and SGMII Interfaces



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016	
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At		
Number: TIDEP0081	Rev: E1	Sheet Title:	
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution_SchDoc		
Drawn By:	File: k2l_soc_14.SchDoc	Size: B	
Engineer: a0271760	Contact: http://www.ti.com/support		http://www.ti.com © Texas Instruments 2016

ADC Power Pins, Decoupling Capacitors GPIO, SDIO




Place decoupling capacitor as close to ADC as possible.

Heat-sink may be required to keep ADC operating under datasheet limits.

The ADC thermal pad is large ground connection for this ADC. Ensure good connection through multiple vias to the PCB ground planes.

Decoupling caps shall be placed as close to ADC power pins as possible.



ADC discrete input and output routed to K2L DFEIO/GPIO bus for control by K2L software.

ADC digital inputs VIH = 0.8V, VIL = 0.4V
ADC digital outputs VOH = AVDD19 (1.9V), VOL = 0.1V
Directly compatible with K2L LVCMOS18 GPIO buffers


ADC_PD	R186	10.0	K2L_DFEIO2
ADC_RESET	R187	10.0	K2L_DFEIO3
ADC_GPIO1	R188	10.0	K2L_DFEIO4
ADC_GPIO2	R189	10.0	K2L_DFEIO5
ADC_GPIO3	R190	10.0	K2L_DFEIO6
ADC_GPIO4	R191	10.0	K2L_DFEIO7
ADC_SCLK	R192	10.0	K2L_SPIOCLK
ADC_SEN	R193	10.0	K2L_SPIOCS0
ADC_SDIN	R194	10.0	K2L_SPIOSIMO
ADC_SDOUT	R195	10.0	K2L_SPIO SOMI

ADC Analog Input Filtering and Balancing

Default resistor/capacitor configuration matching ADC32RF4x EVM

Exact transformer characteristics should be chosen based on bandwidth of interest for signals being detected. Please see the ADC32RF80/45 collateral for additional design considerations.


All ADC input channel signal paths shall be routed as 50-ohm characteristic impedance paths.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.










Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 38 of 38
Drawn By:	File: adc32rf4x_02.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

ADC Analog Input, Reference Clock Input and JESD204 Interface to K2L SoC




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title: k2l_adjacent_market_solution
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 26 of 38
Drawn By: a0271760	File: adc32rf4x_03.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	




DAC Analog Output Filtering and Balancing - Channels 0 and 1



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 20 of 38
Drawn By:	File: dac38j84_03.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

DAC Analog Output Filtering and Balancing - Channels 2 and 3





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet of 38
Drawn By:	File: dac38j84_04.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

LMK04828 Decoupling Capacitors

LMK04828 decoupling shall be placed as close to the IC package as possible. See LMK04828 datasheet and EVM for example decoupling layout.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/27/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B A	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet Number: 38
Drawn By:	File: lmk04828_01.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

For schematic and layout recommendations and requirements see the LMK04828 product page linked below.

[TI LMK04828 Product Page](#)

LMK04828 RESET and SYNC mastered by System Controller (microcontroller) not shown here.

All unused pins shall be routed with short stubs to aid in solderability and mechanical robustness. Indicated by the LMK-xx unused pin nets names.

LMK04828 DCLKOUT0 used as the device clock for the ADC

LMK04828 SDCLKOUT0 used as the SYSREF for the ADC

LMK04828 DCLKOUT2 used as the device clock for the DAC

LMK04828 SDCLKOUT3 used as the SYSREF for the DAC

DAC DACCLK and SYSREF are LVPECL inputs which require LVPECL source biasing and AC-coupling as described in the DAC38J84 datasheet section 7.3.25


LMK04828 SPI port mastered by System Controller (microcontroller) not shown here.

LMK04828 SDCLKOUT5 used as the SYSREF for the K2L

LMK04828 DCLKOUT4 used as the SYSCLK for the K2L

LMK04828 DCLKOUT6 used as the JESD0 SERDES clock for the


LMK04828 SDCLKOUT7 used as the JESD1 SERDES clock for the



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 38 of 38
Drawn By:	File: lmk04828_02.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	


CDCM6208 Low Phase Noise PLL - Power, Reference Clocking, SPI ,Control and Clock Output



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet of 38
Drawn By:	File: cdc6208_1.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

TPS544B24 - K2L Smart-Reflex (AVS) Regulator



TI Web Bench used to construct this TPS65400 reference schematic shown here. Reference the link below to view as the TPS54600 datasheet for calculations and optimization options.

▲ All feedback line should be routed as close to the highest loaded section of the target power plane to account for the highest IR drop on the plane.




393K sets up a 393KHz switching frequency. See the TPS65400 datasheet and TI Web Bench for optimization options.

TPS65400 Quad Channel Buck Controller #2

TI Web Bench used to construct this TPS65400 reference schematic shown here. Reference the link below to view as the TPS54600 datasheet for calculations and optimization options.

TI Web Bench TIK2L Design #4 - TPS54600 #2

PMBUS_CLK	PMBUS_CLK	R358	0	TPS651_SCL
PMBUS_DATA	PMBUS_DATA	R359	0	TPS651_SDA
PMBUS_ALERT	PMBUS_ALERT	R360	0	TPS651_I2CALERT
PMBUS_CNTL	PMBUS_CNTL	R361	0	TPS651_I2CALERT



All feedback line should be routed as close to the highest loaded section of the target power plane to account for the highest IR drop on the plane.

Channel 1 - K2L and DDR3 SDRAM 1.35V @ 4A

Channel 2 - System 1.15V @ 4A

Channel 3 - System 0.9V @ 2A

Channel 4 - System 1.9V @ 2A


Reset tied to the VDDD regulator output to automatically come out of reset on power-on. Reset can also be controlled by Board Management Controller (microcontroller) not shown here.

393K sets up a 393KHz switching frequency. See the TPS65400 datasheet and TI Web Bench for optimization options.

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At	
Number: TIDEP0081	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet 38 of 38
Drawn By:	File: system_power_03.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

▲ All decoupling and ferrites shall be placed as close as possible to the TPS51200 power pins.




Feedback resistors shall be routed to the termination resistors of the .


▲ For design details, please see the below TI Web Bench link.


[illegible]

▲ TPS554620 PWRGD pin monitored by System Controller (microcontroller) not shown here.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016	 TEXAS INSTRUMENTS
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At		
Number: TIDEP0081 Rev: E1	Sheet Title:		
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet # of 38	
Drawn By:	File: system_power_04.SchDoc	Size: B	
Engineer: a0271760	Contact: http://www.ti.com/support		http://www.ti.com © Texas Instruments 2016

TPS54620 #2 - USB 5.0V Buck Converter



Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 8/29/2016	 TEXAS INSTRUMENTS
TID #: TIDEP00XX	Project Title: TI 66AK2L06 DSP+ARM® Processor JESD204B At		
Number: TIDEP0081 Rev: E1	Sheet Title:		
SVN Rev: Version control disabled	Assembly Variant: k2l_adjacent_market_solution	Sheet No. of 38	
Drawn By:	File: system_power_05_SchDoc	Size: B	
Engineer: a0271760	http://www.ti.com/support		http://www.ti.com © Texas Instruments 2016